



US006310481B2

(12) **United States Patent**
Bertness

(10) **Patent No.:** **US 6,310,481 B2**

(45) **Date of Patent:** ***Oct. 30, 2001**

(54) **ELECTRONIC BATTERY TESTER**

FOREIGN PATENT DOCUMENTS

- (75) Inventor: **Kevin I. Bertness**, Batavia, IL (US)
- (73) Assignee: **Midtronics, Inc.**, Willowbrook, IL (US)
- (*) Notice: This patent issued on a continued prosecution application filed under 37 CFR 1.53(d), and is subject to the twenty year patent term provisions of 35 U.S.C. 154(a)(2).

0 637 754 A1	2/1995	(EP)	.
0 772 056 A1	5/1997	(EP)	.
2 088 159	6/1982	(GB)	.
59-17892	1/1984	(JP)	.
59-17893	1/1984	(JP)	.
59-17894	1/1984	(JP)	.
59-017894	1/1984	(JP)	.
60-225078	11/1985	(JP)	.
63027776	2/1988	(JP)	.
03274479	12/1991	(JP)	.
03282276	12/1991	(JP)	.
4-8636	1/1992	(JP)	.
04131779	5/1992	(JP)	.
04372536	12/1992	(JP)	.
5216550	8/1993	(JP)	.
WO 93/22666	11/1993	(WO)	.
WO 98/58270	12/1998	(WO)	.

Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

This patent is subject to a terminal disclaimer.

- (21) Appl. No.: **09/280,133**
- (22) Filed: **Mar. 26, 1999**

Related U.S. Application Data

- (62) Division of application No. 09/006,226, filed on Jan. 12, 1998, now Pat. No. 5,914,605.
- (60) Provisional application No. 60/035,312, filed on Jan. 13, 1997.
- (51) **Int. Cl.**⁷ **G01N 27/416; H01M 10/48**
- (52) **U.S. Cl.** **324/430; 324/427; 320/161**
- (58) **Field of Search** **324/427, 430, 324/433; 340/636; 320/151, 156, 161**

OTHER PUBLICATIONS

“Electrochemical Impedance Spectroscopy in Battery Development and Testing”, *Batteries International*, Apr. 1997, pp. 59 and 63–63.

“Battery Impedance”, by E. Willihnganz et al., *Electrical Engineering*, Sep. 1959, pp. 922–925.

(List continued on next page.)

Primary Examiner—Glenn W. Brown
Assistant Examiner—Vincent Q. Nguyen
 (74) *Attorney, Agent, or Firm*—Westman, Champlin & Kelly, P.A.

(56) **References Cited**

U.S. PATENT DOCUMENTS


2,514,745	7/1950	Dalzell	171/95
3,593,099	7/1971	Scholl	320/13
3,607,673	9/1971	Seyl	204/1
3,676,770	7/1972	Sharaf et al.	324/29.5
3,729,989	5/1973	Little	73/133
3,753,094	8/1973	Furuishi et al.	324/29.5

(57) **ABSTRACT**

A microprocessor couples to a voltage sensor through an analog to digital converter. The voltage sensor is adapted to be coupled across terminals of a battery. A small current source is also provided and adapted to be coupled across the terminal to the battery. The current source is momentarily applied to the battery and the resulting change in voltage is monitored using the microprocessor. The microprocessor calculates battery conductance based upon the magnitude of the differential current and the change in voltage and thereby determines the condition of the battery.

(List continued on next page.)

14 Claims, 5 Drawing Sheets



U.S. PATENT DOCUMENTS

3,808,522	4/1974	Sharaf	324/29.5	5,087,881	2/1992	Peacock	324/378
3,811,089	5/1974	Strezelewicz	324/170	5,126,675	6/1992	Yang	324/435
3,873,911	3/1975	Champlin	324/430	5,140,269	8/1992	Champlin	324/433
3,876,931	4/1975	Godshalk	324/29.5	5,144,248	9/1992	Alexandres et al.	324/428
3,886,443	5/1975	Miyakawa et al.	324/29.5	5,160,881	11/1992	Schramm et al.	322/7
3,889,248	6/1975	Ritter	340/249	5,170,124	12/1992	Blair et al.	324/434
3,906,329	9/1975	Bader	320/44	5,204,611	4/1993	Nor et al.	320/21
3,909,708	9/1975	Champlin	324/431	5,214,370	5/1993	Harm et al.	320/35
3,936,744	2/1976	Perlmutter	324/158	5,214,385	5/1993	Gabriel et al.	324/434
3,946,299	3/1976	Christianson et al.	320/43	5,241,275	8/1993	Fang	324/430
3,947,757	3/1976	Grube et al.	324/28	5,254,952	10/1993	Salley et al.	324/429
3,969,667	7/1976	McWilliams	324/29.5	5,281,919	1/1994	Palanisamy	324/427
3,979,664	9/1976	Harris	324/17	5,281,920	1/1994	Wurst	324/430
3,984,762	10/1976	Dowgiallo, Jr.	324/29.5	5,295,078	3/1994	Stich et al.	364/483
3,984,768	10/1976	Staples	324/62	5,298,797	3/1994	Redl	307/246
4,008,619	2/1977	Alcaide et al.	73/398	5,300,874	4/1994	Shimamoto et al.	320/15
4,053,824	10/1977	Dupuis et al.	324/29.5	5,302,902	4/1994	Groehl	324/434
4,070,624	1/1978	Taylor	327/158	5,321,626	6/1994	Palladino	364/483
4,086,531	4/1978	Bernier	324/158	5,331,268	7/1994	Patino et al.	320/20
4,112,351	9/1978	Back et al.	324/16	5,336,993	8/1994	Thomas et al.	324/158.1
4,114,083	9/1978	Benham et al.	320/39	5,338,515	8/1994	Dalla Betta et al.	422/95
4,126,874	11/1978	Suzuki et al.	354/60	5,339,018	8/1994	Brokaw	320/35
4,178,546	12/1979	Hulls et al.	324/158	5,343,380	8/1994	Champlin	363/46
4,193,025	3/1980	Frailing et al.	324/427	5,347,163	9/1994	Yoshimura	307/66
4,207,611	6/1980	Gordon	364/580	5,352,968	10/1994	Reni et al.	320/35
4,217,645	8/1980	Barry et al.	364/483	5,365,160	11/1994	Leppo et al.	320/22
4,315,204	2/1982	Sievers et al.	322/28	5,365,453	11/1994	Startup et al.	364/481
4,316,185	2/1982	Watrous et al.	340/636	5,381,096	1/1995	Hirzel	324/427
4,322,685	3/1982	Frailing et al.	324/429	5,412,323	5/1995	Kato et al.	324/429
4,363,407	12/1982	Barkler et al.	209/3.3	5,426,371	6/1995	Salley et al.	324/429
4,369,407	1/1983	Korbell	324/416	5,426,416	6/1995	Jefferies et al.	340/664
4,390,828	6/1983	Converse et al.	320/32	5,432,426	7/1995	Yoshida	320/20
4,392,101	7/1983	Saar et al.	320/20	5,434,495	7/1995	Toko	320/44
4,396,880	8/1983	Windebank	320/21	5,442,274	8/1995	Tamai	320/23
4,408,157	10/1983	Beaubien	324/62	5,449,996	9/1995	Matsumoto et al.	320/20
4,412,169	10/1983	Dell'Orto	320/64	5,449,997	9/1995	Gilmore et al.	320/39
4,423,378	12/1983	Marino et al.	324/427	5,457,377	10/1995	Jonsson	320/5
4,423,379	12/1983	Jacobs et al.	324/429	5,485,090	1/1996	Stephens	324/433
4,424,491	1/1984	Bobbett et al.	324/433	5,519,383	5/1996	De La Rosa	340/636
4,459,548	7/1984	Lentz et al.	324/158	5,528,148	6/1996	Rogers	324/426
4,514,694	4/1985	Finger	324/429	5,537,967	7/1996	Tashiro et al.	123/792.1
4,520,353	5/1985	McAuliffe	340/636	5,548,273	8/1996	Nicol et al.	340/439
4,633,418	12/1986	Bishop	364/554	5,550,485	8/1996	Falk	324/772
4,659,977	4/1987	Kissel et al.	320/64	5,561,380	10/1996	Sway-Tin et al.	324/509
4,667,279	5/1987	Maier	363/46	5,562,501	10/1996	Kinoshita et al.	439/852
4,678,998	7/1987	Muramatsu	324/427	5,572,136	11/1996	Champlin	324/426
4,679,000	7/1987	Clark	324/428	5,574,355	11/1996	McShane et al.	320/161
4,697,134	9/1987	Burkum et al.	320/48	5,585,728	12/1996	Champlin	324/427
4,707,795	11/1987	Alber et al.	364/550	5,592,093	1/1997	Klingbiel	324/426
4,709,202	11/1987	Koenck et al.	320/43	5,596,260	1/1997	Moravec et al.	320/30
4,710,861	12/1987	Kanner	363/46	5,598,098	1/1997	Champlin	324/430
4,719,428	1/1988	Liebermann	324/436	5,602,462	2/1997	Stich et al.	323/258
4,743,855	5/1988	Randin et al.	324/430	5,606,242	2/1997	Hull et al.	320/48
4,816,768	3/1989	Champlin	324/428	5,621,298	4/1997	Harvey	320/5
4,820,966	4/1989	Fridman	320/32	5,642,031	6/1997	Brotto	320/21
4,825,170	4/1989	Champlin	324/436	5,650,937	7/1997	Bounaga	364/483
4,849,700	7/1989	Morioka et al.	324/427	5,652,501	7/1997	McClure et al.	320/17
4,881,038	11/1989	Champlin	324/426	5,675,234	10/1997	Greene	320/15
4,912,416	3/1990	Champlin	324/430	5,677,077	10/1997	Faulk	429/90
4,913,116	4/1990	Katogi et al.	123/425	5,699,050	12/1997	Kanazawa	340/636
4,929,931	5/1990	McCuen	340/636	5,701,089	12/1997	Perkins	327/772
4,931,738	6/1990	MacIntyre et al.	324/435	5,717,336	2/1998	Basell et al.	324/430
4,947,124	8/1990	Hauser	324/430	5,747,909	5/1998	Syverson et al.	310/156
4,956,597	9/1990	Heavvvvey et al.	320/14	5,757,192	5/1998	McShane et al.	324/427
4,968,941	11/1990	Rogers	324/428	5,773,978	6/1998	Becker	324/430
5,004,979	4/1991	Marino et al.	324/160	5,789,899	8/1998	van Phuoc et al.	320/30
5,032,825	7/1991	Xuznicki	340/636	5,793,359	8/1998	Ushikubo	345/169
5,047,722	9/1991	Wurst et al.	324/430	5,821,756	10/1998	McShane et al.	324/430
				5,825,174	10/1998	Parker	324/106
				5,831,435	11/1998	Troy	324/426
				5,872,443	2/1999	Williamson	320/21

5,895,440	4/1999	Proctor et al.	702/63
5,914,605 *	6/1999	Bertness	324/430
5,939,855	8/1999	Proctor et al.	320/104
5,939,861	8/1999	Joko et al.	320/122
5,945,829	8/1999	Bertness	324/430
5,969,625	10/1999	Russo	340/636
6,114,834	9/2000	Parise	320/109
6,150,793	11/2000	Lesesky et al.	320/104

OTHER PUBLICATIONS

“Determining The End of Battery Life”, by S. DeBardelaben, *IEEE*, 1986, pp. 365–368.

“A Look at the Impedance of a Cell”, by S. DeBardelaben, *IEEE*, 1988, pp. 394–397, (month unavailable).

“The Impedance of Electrical Storage Cells”, by N.A. Hampson et al., *Journal of Applied Electrochemistry*, 1980, pp. 3–11, (month unavailable).

“A Package for Impedance/Admittance Data Analysis”, by B. Boukamp, *Solid State Ionics*, 1986, pp. 136–140, (month unavailable).

“Precision of Impedance Spectroscopy Estimates of Bulk, Reaction Rate, and Diffusion Parameters”, by J. Macdonald et al., *J. Electroanal. Chem.*, 1991, pp. 1–11.

Internal Resistance: Harbinger of Capacity Loss in Starved Electrolyte Sealed Lead Acid Batteries, by Vaccaro, F.J. et al., *AT&T Bell Laboratories*, 1987 *IEEE*, Ch. 2477, pp. 128,131, (month unavailable).

IEEE Recommended Practice For Maintenance, Testings, and Replacement of Large Lead Storage Batteries for Generating Stations and Substations, *The Institute of Electrical and Electronics Engineers, Inc., ANSI/IEEE Std. 450–1987*, Mar. 9, 1987, pp. 7–15.

“Field and Laboratory Studies to Assess the State of Health of Valve–Regulated Lead Acid Batteries: Part I Conductance/Capacity Correlation Studies”, by D. Feder et al., *IEEE*, Aug. 1992, pp. 218–233.

“Battery Impedance”, by E. Willihnganz et al., *Electrical Engineering*, Sep. 1959, pp. 922–925.

“JIS Japanese Industrial Standard–Lead Acid Batteries for Automobiles”, *Japanese Standards Association UDC*, 621.355.2:629.113.006, Nov. 1995.

* cited by examiner




Fig. 2




Fig. 3




Fig. 4




Fig. 5

1

ELECTRONIC BATTERY TESTER**BACKGROUND OF THE INVENTION**

This is a Divisional application of U.S. Ser. No. 09/006, 226, filed Jan. 12, 1998, now U.S. Pat. No. 5,914,605 issued Jun. 22, 1999 which claims priority to Provisional Application Ser. No. 60/035,312, filed Jan. 13, 1997 and entitled "ELECTRONIC BATTERY TESTER."

The present invention relates to battery testing devices. The present invention is particularly applicable to a technique for measuring conductance of a battery in which a small resistive load is momentarily placed across the battery and the change in voltage is monitored.

Chemical storage batteries, such as lead acid batteries used in automobiles, have existed for many years. In order to make optimum use of such a battery, it is very desirable to test the battery to determine various battery parameters such as state of charge, battery capacity, state of health, the existence of battery defects.

Various techniques have been used to measure battery parameters. For example, hygrometers have been used to measure the specific gravity of a battery and simple voltage measurements have been used to monitor the voltage of the battery. One battery testing technique which has been popular for many years is known as a load test in which a battery is heavily loaded over a period of time and the decay in the battery output is monitored. However, such a test is time consuming and leaves the battery in a relatively discharged condition. Further, such a tester must be made relatively large if it is to be used with large batteries.

A much more elegant technique has been pioneered by Midtronics, Inc. of Burr Ridge, Ill. and Dr. Keith S. Champlin in which battery parameters are determined based upon a measurement of the battery's conductance. This work is set forth in, for example, the following patents issued to Champlin: U.S. Pat. No. 3,873,911; U.S. Pat. No. 3,909,708; U.S. Pat. No. 4,816,768; U.S. Pat. No. 4,825,170; U.S. Pat. No. 4,881,038; U.S. Pat. No. 4,912,416; U.S. Pat. No. 5,140,269; U.S. Pat. No. 5,343,380; U.S. Pat. No. 5,572,136; and U.S. Pat. No. 5,585,728 and the following patents assigned to Midtronics, Inc., U.S. Pat. No. 5,574,355 and U.S. Pat. No. 5,592,093.

However, there is an ongoing need to refine battery testing techniques, improve their accuracy and improve the types of applications in which they may be successfully employed.

SUMMARY OF THE INVENTION

A microprocessor couples to a voltage sensor through an analog to digital converter. The voltage sensor is adapted to be coupled across terminals of a battery. A small current source is also provided and adapted to be coupled across the terminal to the battery. The current source is momentarily switched on to provide a current (which may be a current drop) through the battery and the resulting change in voltage is monitored using the microprocessor. The microprocessor calculates battery conductance based upon the magnitude of the current and the change in voltage. These techniques are employed to overcome noise from noise sources which may be coupled to the battery during the battery test.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a simplified electrical schematic diagram of a battery tester in accordance with the present invention.

FIG. 2 is a simplified electrical schematic diagram of a portion of sense circuitry shown in FIG. 1.

2

FIG. 3 is a simplified electrical schematic diagram of a portion of sense circuitry shown in FIG. 1.

FIG. 4 is a simplified electrical schematic diagram of a portion of sense circuitry shown in FIG. 1.

FIG. 5 is a timing diagram showing various signals during operation of the circuitry of FIGS. 1 through 4.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

It has been discovered that measuring battery conductance of a storage battery connected to noise sources is a particularly difficult problem. Such noise sources include the charging system and various electronics in an automobile, for example, or other types of charging systems and electronics which may be connected to storage batteries. These noise sources interfere with the battery test. The present invention includes a number of techniques to overcome the limitations imposed by such noise.

FIG. 1 is simplified block diagram of a battery tester 10 in accordance with the present invention coupled to an electrical system 4. Electrical system 4 is an model which includes a charge signal noise source 6 and a load signal noise source 8. These sources could be, for example, the load and charger of an automobile or a uninterruptable power system (UPS).

Battery tester 10 determines the conductance of battery 12 in accordance with the present invention and includes test circuitry 16. Circuitry 16 includes a current source 50 (which comprises, for example, a resistance R_L), sensor circuitry 52, analog to digital converter 54 and microprocessor 56. In one preferred embodiment, microprocessor 56 comprises a Motorola MC 68HC705C8P. Sensor circuitry 52 is capacitively coupled to battery 12 through capacitors C1 and C2 and has its outputs connected to a multiplexed or input of analog to digital converter 54. A/D converter 54 is also connected to microprocessor 56 which connects to system clock 58, memory 60, output 62 and input 66. Output 62 comprises, for example, a display and input 66 may comprise a keyboard, RF link, bar code reader, etc.

In operation, current source 50 is controlled by microprocessor 56 using switch 100 which may comprise, for example, a FET. Current source 50 provides a current I in the direction shown by the arrow in FIG. 1. In one embodiment, this is a square wave or a pulse. The voltage sense circuitry 52 connects to terminals 22 and 24 of battery 12 to capacitors C1 and C2, respectively, and provides an output related to the voltage difference between the terminals. Sense circuitry 52 preferably has a high input impedance. Note that circuitry 16 is connected to battery 12 through a four point connection technique known as a Kelvin connection. Because very little current flows through circuitry 52, the voltage drop through its connections to battery 12 is relatively insignificant. The output of circuitry 52 is converted to a digital format and provided to microprocessor 56. Microprocessor 56 operates at a frequency determined by system clock 58 and in accordance with program instructions stored in memory 60.

In general, microprocessor 56 determines the conductance of battery 12 by actuating switch 100 to apply a current pulse with current source 50. The microprocessor determines the change in battery voltage due to the current pulse using circuitry 52 and analog to digital converter 54. The value of current I generated by current source 50 is measured by measuring the voltage drop across resistance R_L using amplifier 102. Microprocessor 56 calculates the conductance of battery 12 as follows:

$$\text{Conductance} = G = \frac{\Delta I}{\Delta V} \quad \text{Equation 1}$$

where ΔI is the change in current flowing through battery 12 due to current source 50, and ΔV is the change in battery voltage due to applied current ΔI . The relative conductance of battery 12, as discussed with respect to FIG. 2, is calculated using the equation:

$$\text{Relative Conductance (\%)} = \frac{G_{\text{measured}}}{G_{\text{reference}}} \times 100 \quad \text{Equation 2}$$

where G_{measured} is the battery conductance in accordance with Equation 1 and $G_{\text{reference}}$ is a reference conductance value received through input 66 and stored in memory 60. Generally, this reference conductance is determined based upon the type and characteristics of battery 12. Microprocessor 56 can also operate using impedance measurements by inverting Equations 1 and 2. The relative conductance measurement may then be output using data output 62 which may comprise, for example, a display, meter, data link, etc.

The measurement of conductance in a noisy environment using circuitry 16 may be accomplished by maintaining a relatively short connection of resistance R_L across battery 12 and measuring the resultant small voltage drop. The DC voltage drop across the battery is a minimum of 2 volts and the absolute voltage drop across the battery may be any value. Sense circuitry 52 preferably has a relatively large gain which is saturated if circuitry 52 is directly coupled to battery 12. Therefore, capacitors C1 and C2 are provided to capacitively coupled circuitry 52 to battery 12.

FIG. 2 is a simplified electrical schematic diagram 110 of a portion of sense circuitry 52 shown in FIG. 1. Circuitry 100 includes differential amplifier 112 having an inverting input connected to terminal 22 of battery 12 through capacitor C1 and resistors 114 and 116 having values of 10 K Ω and 40.2 K Ω . The non-inverting input of amplifier 112 connects to terminal 24 through capacitor C2 and resistors 118 and 120 having values of 10 K Ω and 40.2 K Ω , respectively. The non-inverting input of amplifier 112 connects to electrical ground through resistor 122 having a value of 1 M Ω feedback is provided from the output of amplifier 112 through resistor 124 having a value of 1 M Ω . Capacitors C1 and C2 have values of 0.1 μ F and are ground through resistors 126 and 128 which have a value of 1 M Ω . Low impedance path resistors 130 and 132 have values of 1 K Ω and are selectively coupled to capacitors C1 and C2 through switches 134 and 136, respectively. Switches 134 and 136 may comprise, for example, FETs which are controlled by microprocessor 56.

In order to make accurate AC transient measurements, it is necessary that the bias voltage across the input coupling capacitors C1 and C2 remains relatively constant. This is facilitated by using relatively large capacitor values for C1 and C2 and employing coupled to a high input impedance circuit for circuit 52. However, a significant drawback to the high impedance is that a relatively long time is required for the amplifier to stabilize to a quiescent operating point when the tester is first started or relocated to a different battery. Resistors 130 and 132 provide a relatively low impedance path to electrical ground when switches 134 and 136, respectively, are actuated by microprocessor 56. Preferably, the switches 134 and 136 are actuated just prior to measurements to thereby quickly establish the operating point of the system. A further advantage of application of the low

impedance paths during a non-test interval is that they allow quiescent operating points that are elevated (or depressed) due to system noise, thereby placing no practical limit on the amount of low frequency noise that can be rejected.

Another source of inaccuracy due to noise in the system is the variability in the voltage bias at the inputs of capacitors C1 and C2 which arises due to the inductive coupling of the pulse generated by source 50 to the voltage sense leads which couple circuitry 52 to battery 12. This causes relatively large voltage spikes in the connection leads which could damage the sense circuitry leading to inaccurate readings. Diode pairs 152 and 154 are provided as input protection devices to eliminate this and exacerbate this problem by tying one side of capacitor C1 and C2 to a power supply rail through an extremely low impedance path (the forward diode direction). In order to overcome this problem, switches 160 and 162 are provided which selectively as shown in FIG. 3 couple capacitors C1 and C2 to resistors 114 and 118, respectively. Switches 160 and 162 may comprise, for example, FETs which are controlled by microprocessor 56. Microprocessor 56 controls switches 160 and 162 to provide an open circuit during the occurrence of any voltage that exceeds the value of the power supply rails. Leakage is only about 1 nanoamp. This allows capacitors C1 and C2 to "free wheel" during a voltage spike with no resultant in charging.

Another aspect of the invention includes the determination of the quiescent operating point of the battery voltage during application of the current pulse from source 50. It is desirable to exactly determine this applying point. However, this is not possible because the current pulse has changed the operating point by an amount inversely proportional to the conductance. Additionally, the quiescent point varies according to the AC or DC noise which is present on the system. The present invention estimates the quiescent operating point during the current pulse by taking samples before and after the current pulse and averaging the difference. FIG. 4 is a simplified electrical schematic diagram of circuitry 180 which is part of circuitry 52 shown in FIG. 1. Circuitry 180 includes circuitry 52 as shown in FIG. 1. Circuitry 180 includes three sample and hold elements 182, 184 and 186 which couples to amplifier 112 shown in FIGS. 2 and 3. Additionally, sample and hold circuits 182 through 186 receive control signals S_1 , M, and S_2 from microprocessor 56. The output from amplifier 102 is also shown connected to analog to digital converter 54. Analog to digital converter 54 includes a multiplex input which is controlled by MUX line from microprocessor 56 to select one of the inputs from amplifier 102 or sample and-hold circuits 182 through 186.

FIG. 5 is a timing diagram showing operation of the circuitry in FIGS. 1 through 4. Signal S_1 is applied by microprocessor 56 to sample and hold circuit 182, signal M is applied to sample and hold circuit 184 and signal S_2 is applied to circuit 186 shown in FIG. 4. Signal S_{100} controls switch 100 shown in FIG. 1. The READ I signal couples analog to digital converter 54 to amplifier 102 to thereby read the voltage drop across resistance R_L . The S_C signal controls switches 160 and 162 shown in FIG. 3. The READ OFFSET signal controls analog to digital converter 54 to initially read offsets from sample and hold 182 through 186. The read ΔV signal controls reading of the sample and hold circuits 182 through 186 with the A/D 54 following a measurement cycle. During operation, the values of the three sample and holds are initially latched using the first pulse shown in signals S_1 , M, and S_2 . During this initial reading, switches 160 and 162 are open such that the voltages V_{S1}^0 ,

V_M^0, V_{S2}^0 present on these latches constitute offset values. These offsets are stored in memory 60 and subtracted from subsequent voltage measurements by microprocessor 56 to thereby reduce errors. At time t_1 switches 160 and 162 are closed by signal S_C and sample and hold circuit 182 is again latched using signal S_1 to store the first measured voltage V_1 . At time t_2 , current I is applied to battery 12 by closing switch 100 with signal S_{100} . After about 150 μ S, the READ I is used to control A/D converter 54 to read the voltage output from amplifier 102. At time t_4 , sample and hold circuit 184 is triggered by signal M to store the current voltage V_M across battery 12. At time t_5 , the current I is removed from battery 12 and after a settling period of approximately 200 μ S, sample and hold circuit 186 is triggered by signal S2 to store V_2 . At time t_7 , the A/D converter 54 to convert the voltage difference of the sample stored in circuits 182 and 186. In various embodiments, this difference may be determined using analog subtraction techniques or digital subtraction using microprocessor 56. The change in voltage of the battery due to applied current I is then calculated using the formula:

$$\Delta V = \frac{[(V_1 - V_1^0) + (V_2 - V_2^0)]}{2} - (V_M - V_M^0) \quad \text{Equation 3}$$

G is then determined using the formula:

$$G = \frac{(V_M - V_M^0) / R_L}{\Delta V} \quad \text{Equation 4}$$

As can be seen in Equations 3 and 4, the offset values V_1^0, V_2^0 and V_M^0 are subtracted from the measured values to thereby remove any systems offsets.

Another source of errors in measurement in noisy environments is due to lumped sum non-linearities in the circuit. In general, the equation for conductance is $G=I/V$, where G represents the conductance in mhos, I represents the current differential in amps and V represents the voltage differential in volts. Non-linearities in circuit 16 may cause a small offset component in the measured value of V. This offset may be determined during manufacture or during later calibration of circuitry 16 by forcing the input to circuitry 16 to 0 volts and measuring the resultant voltage. This voltage value (X) is stored in memory 60 and used to modify the equation for conductance by subtracting the offset from all measurements $G=I/(V-X)$.

In another aspect of the invention, non-linearities in circuitry 16 are compensated or "linearized" using a second order polynomial equation. Such non-linearities may be due to many factors including cabling, PCB layout, magnetic effects, etc. The polynomial is determined by measuring a plurality of calibrated standards using an uncalibrated tester 16 and the resultant data is fit to a curve using curve fitting techniques. For example, Table 1 is a series of measurements of seven different test cells having known voltage and conductance values by a battery tester prior to such calibration:

TABLE 1

CELL	VOLTS	MEASURED MHOS	ACTUAL MHOS	% ERROR
1	4.40	648	800.73	+23.57
2	4.40	1080	1333.33	+23.46
3	4.42	1638	2000.16	+22.11

TABLE 1-continued

CELL	VOLTS	MEASURED MHOS	ACTUAL MHOS	% ERROR
4	4.42	2194	2665.10	+21.47
5	4.42	3341	4000.00	+19.72
6	4.44	5107	6001.68	+17.52
7	4.44	6968	7995.52	+14.75

Using a least squares curve fitting technique, a quadratic equation of the form:

$$G_{actual} = 1.34894810^{-1} + 1.245607 G_{measured} - 1.40414210^{-5} G_{measured}^2 \quad \text{Equation 5}$$

Equation 5 can be used to calibrate the measured value of mhos. The three constants in Equation 5 are stored in memory 60 for use by microprocessor 56.

Another technique of the present invention to overcome problems associated with noise includes employing statistical algorithms in microprocessor 56. Amplifier 12 is instantly able to take readings at any point, regardless of prior disturbance of the quiescent operating point due to noise, in other words, quiescent disturbances do not require a long "settling period" following the disturbance before another reading can be taken. If the noise signal remains linear and continuous, readings can be taken during the noise signal itself. However, difficulties arise in very high noise environments, where the noise is of large value, and not linear or continuous (for example, UPS switching currents). This "impulse" noise present during the measurement period causes incorrect values to be recorded for that sample, even though they do not affect the ability of the amplifier to take another sample immediately following it. Noise pulses of particular concern are high amplitude, short duration, low frequency (360 Hz, for example) spikes. Since the measurement period is short (200 micro-seconds), circuit 16 can take a large number of measurements in a short period of time. In doing so, there is a high incidence of samples containing the correct value of conductance, and a lower number of samples containing corrupted data. Microprocessor 56 determines the median or mean values over a large number of samples and is thereby able to intelligently decode the correct value from the scattered measured data.

Although the present invention has been described with reference to preferred embodiments, workers skilled in the art will recognize that changes may be made in form and detail without departing from the spirit and scope of the invention.

What is claimed is:

1. An apparatus for measuring condition of a storage battery, comprising:
 - a first connector adapted to connect to a positive terminal of the storage battery;
 - a second connector adapted to connect to a negative terminal of the battery;
 - an analog to digital converter coupled to the first and second connectors adapted to amplify a signal from the battery developed between the positive terminal of the battery and the negative terminal of the battery and responsively provide a digital output;
 - a memory storing a calibration value, the calibration value related to lumped sum non-linearities in the apparatus; and
 - a microprocessor coupled to the analog to digital converter adapted to measure condition of the storage

7

battery in response to the digital output, and wherein the measurement is a function of the calibration value whereby the calibration value is used to reduce offsets in the measurement due to lumped sum non-linearities.

2. The apparatus of claim 1 wherein the calibration value comprises a voltage value and the condition of the battery is a function of battery conductance.

3. The apparatus of claim 1 wherein the first and second connectors comprise Kelvin connections.

4. The apparatus of claim 1 wherein the calibration value is determined by measuring an offset in the digital output.

5. The apparatus of claim 4 wherein the calibration value is determined during manufacture.

6. The apparatus of claim 1 wherein the signal from the battery is developed in response to an applied current.

7. The apparatus of claim 1 wherein the signal from the battery is developed in response to an applied voltage.

8. The apparatus of claim 1 wherein the signal from the battery is developed in response to an applied load.

9. A method of measuring condition of a storage battery, comprising:

applying a signal to the storage battery;

8

sensing a response signal from the storage battery generated in response to the applied signal;

digitizing the response signal;

retrieving a calibration value from a memory, the calibration value related to lumped sum non-linearities of battery test circuitry; and

determining condition of the battery as a function of the response signal and the calibration value whereby the calibration value is used to reduce offsets in the measurement due to lumped sum non-linearities.

10. The method of claim 9 wherein the applied signal is a current.

11. The method of claim 9 wherein the applied signal is a voltage.

12. The method of claim 9 wherein the applied signal is a load.

13. The method of claim 9 wherein the calibration value is determined by measuring an offset in the digital output.

14. The method of claim 13 wherein the calibration value is determined during manufacture.

* * * * *